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Abstract
Future MPSoCs with 1000 or more processor cores on a chip require
new means for resource-aware programming in order to deal with increas-
ing imperfections such as process variation, fault rates, aging effects, and
power as well as thermal problems. On the other hand, predictable pro-
gram executions are threatened if not impossible if no proper means of
resource isolation and exclusive use may be established on demand. In
view of these problems and menaces, invasive computing enables an appli-
cation programmer to claim for processing resources and spread computa-
tions to claimed processors dynamically at certain points of the program
execution. Such decisions may be depending on the degree of application
parallelism and the state of the underlying resources such as utilization,
load, and temperature, but also with the goal to provide predictable pro-
gram execution on MPSoCs by claiming processing resources exclusively
as the default and thus eliminating interferences and creating the nec-
essary isolation between multiple concurrently running applications. For
achieving this goal, invasive computing introduces new programming con-
structs for resource-aware programming that meanwhile, for testing pur-
pose, have been embedded into the parallel computing language X10 as
developed by IBM using a library-based approach. This paper presents
major ideas and common terms of invasive computing as investigated by
the DFG Transregional Collaborative Research Centre TR89. Moreoever,
a reflection is given on the granularity of resources that may be requested
by invasive programs.
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Invasive Computing - An Overview
With the ever increasing number of cores that may be integrated on a single chip,
difficulties arise when programming SoC devices in a resource-efficient manner.
Also, the predictability of non-functional properties of program execution such
as performance, safety and security is hopeless if no means for separation and
elimination of information flow interferences caused by multiple programs shar-
ing the resources on the MPSoC may be established and guaranteed during
program execution. We see invasive computing [3] as a solution to the above
problems by envisioning that applications running on Multi-Processor System-
on-a-Chip architectures (MPSoC) may request and distribute their workload
themselves based on their temporal computing demands, temporal availability
of resources, and other state information of the resources (e. g., temperature,
faultiness, resource usage, permissions).
However, in order to make this computing paradigm become a reality and to
evaluate its benefits properly, the way of application development including al-
gorithm design, language implementation and compilation tools needs to change
to a large extent.
On the one hand, the idea of allowing applications to spread their com-
putations on claimed resources and later free them again sounds promising.
The expected benefits include an increase of speedup (with respect to statically
mapped applications), fault-tolerance, and a considerable increase of resource
utilization, hence computational efficiency. These efficiency numbers, however,
need to be analyzed carefully and traded against the overhead caused with re-
spect to statically mapped applications. However, and more importantly, being
able to claim the exclusive access to sets of processing, memory and commu-
nication resources during execution time frames shall allow to make multi-core
program execution much more predictable with respect to non-functional prop-
erties such as execution time, safety and security properties.
First and most fundamentally, in [2] and [3], Teich and others introduced
the paradigm of invasive computing that integrates research on algorithm and
program design as well as micro- and macro-architectural changes of MPSoCs to
support invasive programming. The main idea of invasion is to add to a parallel
program the ability to explore and claim resources in a certain neighborhood and
to copy its program and possibly data to such places in a phase of invasion, and
then to execute the given problem in parallel based on the available (invasible)
region of processing resources. Through invasion, an application will thus be
able to spread its computations for parallel execution based on the availability
and the actual state of processing resources. For execution phases of reduced
degree of available application parallelism, the application may itself perform a
retreat to free occupied resources so to optimally exploit all resources and make
them available for other applications.
The chart depicted in Figure 1 shows the typical state transitions that oc-
cur during the execution of an invasive program. In the beginning, an initial
claim has to be constructed. By claim we denote a set of processor resources
that the application can use for its parallel execution. Claim construction is
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Figure 1: State chart of an invasive program.
done by issuing a call to invade. After that, infect is used to start the actual
application code on the previously allocated claim. The actual application code
that is spread onto infected resources for subsequent parallel execution is called
i-let (and will be explained in the following Section Common Terms). Once the
execution on all claimed cores finishes, the number of cores inside the claim can
be altered by calling invade or retreat to either expand or shrink the applica-
tion’s claim. In case of retreat, the processing elements are cleaned up from
the i-let entities that have been setup by infect. Alternatively, if the degree of
parallelism does not change, it is also feasible to dispatch a different program
onto the same set of cores by issuing another call to infect. If a call to retreat
leaves the claim empty, there are no computing resources left for further exe-
cution of the program, hence it terminates its execution and exits. Notably, a
claim may not only contain processing resources, but also memory as well as
communication resources.
We do believe that invasive computing might solve many future problems of
massively parallel application processing on future MPSoC platforms by provid-
ing and porting principles of self-organization into reconfigurable architectures,
integrating 1000 and more processor cores on a single chip. Moreover, better
predictable timing, enablement of safety-properties on demand, and respecting
security properties will be result by the exclusive nature of a claim providing
isolation of program and data as a must and reducing interferences between mul-
tiple concurrently running programs to a minimum. Other major advantages
of invasive computing are given by the feature of resource-awareness, a gain
in computational efficiency and performance, application-level error resiliency,
self-adaptive power control and management, and self-optimization of resource
utilization. Another final objective is to increase the lifetime or to encompass
aging effects of future sub-micron technology by avoiding stressing the hardware
too much.
In the following, important common terms of invasive computing as inves-
tigated currently within the equally named DFG collaborative research centre
TR89 are discussed.
Common Terms
A piece of program subjected to parallel processing according to the paradigm of
invasive computing is referred to as an “invasive-let”: in short i-let1. Depending
on the level of abstraction considered, different i-let entities and associated
properties are distinguished:
1This conception goes back to the notion of a “servlet”, which is a (Java) application
program snippet target for execution within a web server.
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candidate (a) prospect out of a family of algorithms for the same problem to
be solved, (b) potential cause of a specific operating mode of the (parallel)
processor as to be enforced by iRTSS2 and (c) possibly represented and
maintained as a separate source module.
instance (a) medium of activity of an invasive-parallel program, (b) specifica-
tion of a virtual processor for it and (c) possibly represented and main-
tained as a separate object module.
incarnation (a) characteristic of the mode of operation to be realised by iRTSS,
(b) ground anchor for the resources virtually needed for making progress
in parallel processing and (c) possibly represented and maintained as a
separate load module.
execution (a) actual disposition of a portion of an invasive-parallel program
running on a real processor, (b) effective unit of processing implemented
in soft-, firm-, or hardware (c) associated with a dedicated memory image.
Given these notions of i-lets and taking an operating system’s point of view,
candidates and instances are user-level entities while incarnations and executions
are system-level entities. At system level, two more terms have been established
which manifest in corresponding iRTSS abstractions:
claim designates a particular set of hardware resources made available to an
invading process on demand and according to selected constraints.
team designates a particular set of i-let entities (i.e., incarnations) associated
with a specific claim.
These two abstractions aid application-level processes in the description of (stat-
ic/dynamic) resource demands, the indication of the operating mode of the
computing machine and the modelling of a certain run-time behaviour of the
constituting i-lets.
Discussions within the collaborative research centre revealed that the gen-
erally usual notion of “application” has quite different meanings in the diverse
technical disciplines. The range goes from a single “thread” within a (non-
sequential, multi-threaded) program looking into a very dedicated task to a
(possibly complex formation of a) logically self-contained assembly of programs
that jointly performs a certain computation or control function. By way of
example, the former case relates to read-out of a sensor device and the latter
case to some feedback control system consisting of many sensors, actuators, and
(hardware/software) means for human-computer interaction. Within the col-
laborative research centre TR89, “application” much more corresponds to the
latter than the former.
2
iRTSS is the acronym of our run-time system for invasive MPSoCs.
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Granularity of Invasion and Infection
MPSoCs containing 100s of processors will be typically organized in groups
called tiles. Whereas inside a tile of processors, shared memory communication
is possible, the communication between tiles is organized by message passing and
supported typically by one or more networks-on-a-chip (NoC(s)). The question
of the adequate granularity of invasion—namely core or tile—of invasion, as sig-
nificant at invade-time, and infection, as significant at infect-time, in terms
of the hardware units affected by the respective measures is a central issue of
the TR89. These two actions while executing an invasive (parallel) program es-
tablish the moment of allocation of hardware units requested by an application
(entity) and dispatching of i-lets to some processing element (i. e., core), respec-
tively. A common understanding was to differentiate between these moments
(“separation of concerns”) and, as a further consequence, to accept different
granularity depending on the level of abstraction considered.
Granularity of invasion is interlinked with the guarantees the hard- and
software system has to give to applications. This depends on (1) the resource-
allocation constraints of the application specified by invade, (2) the scheduling
criteria implemented by the iRTSS and (3) the assertiveness of the system-
software/hardware stack to enforce the claimed constraints. Several artefacts
of the system software and the hardware may be the cause of failure to com-
ply with the set of constraints that may stated by an application as parame-
ters to an invade call. As an example, such a constraint may be: “Provide
me an exclusive claim of four cores all belonging to the same tile”. Besides
temporal unavailability of a certain hardware unit (e. g., due to overheating or
transient errors), typical cases of such artefacts come with coordinated shar-
ing of system-level (hard-/software) resources such as cores, caches, busses or
memory, and with the interference of otherwise unrelated application processes.
Further anomalies may arise through the kind of (process) scheduling criteria
that form the basis of design and implementation of (parts of) an operating
system. Here, user-oriented criteria (e. g., response time, cycle time) are in
opposition to system-oriented criteria (e. g., utilisation). The latter imply po-
tential hazard to applications that assume a predictable run-time behaviour of
the underlying computing system; they are typical of general-purpose systems.
The former are likely to let hardware resources rest in favour of deterministic
operation, they are typical for a special-purpose system. Being in charge of jug-
gling with both kinds of scheduling criteria at the same time (in practice within
an operating system) means, however, to give priority to either of them. This
breeds interference of the other, respectively. As predictable run-time behaviour
is an important aspect of InvasIC3, in iRTSS, user-oriented criteria dominate
system-oriented criteria. This is reflected by an API that demands the specifi-
cation of (mandatory/optional) constraints from an application process in order
to claim (i. e., invade) hardware resources.
For iRTSS, the meaning of constraints is two-fold and distinguishes manda-
3Acronym of the DFG TR89, see [1] for more details.
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tory from optional specifications on the part of a particular application process.
Mandatory constraints of invasion declare the resource demands of an imminent
computation phase and provide an indication of the expected benefit of resource
allocation, in functional and non-functional terms. Optional constraints qual-
ify the willingness to share the allocated resources with competing processes of
other (unrelated) applications, in spatial and temporal terms, and notify toler-
ation of temporary under-/oversupply of spare cores for i-let dispatching. The
former are for the quantification of application requirements, while the latter are
for immunisation of (parts of) an application. By default, resources are exclu-
sively allocated to applications, but the exclusiveness may gradually be loosened
by way of optional constraints.
Throughout the last year, the focus of resource allocation was on physical
processing elements such as cores or tiles (of cores), respectively. But note that
this focus also depends on the position taken within a multi-layer computing
system such as considered in the DFG TR89. At a lower (i. e., more hardware-
oriented) level of abstraction, OctoPOS4 operates in a coarse-grained manner
and allocates tiles to an agent system upon request. On a higher (i. e., more
application-oriented) level, the agent system works in a fine-grained fashion and
allocates the cores of one or more tiles to the (C/C++, X10) run-time system
upon request. Such an approach of task sharing in resource management is
very common in today’s computing systems and has proved itself. Thus, core
granularity of resource allocation is seen at application level even though tile
granularity forms the basis on a lower level within the system.
An important influencing factor on the granularity of resource allocation is
given with the (optional) constraint of application immunisation as mentioned
above. Assume that an application wants to exclusively use a compute tile in
order to avert interference by some other application as far as possible. In such a
situation, which reflects the default case, core allocation to the latter application
always starts from a “virgin” tile even if the (last) tile that was allocated to the
former has one or more cores to spare. That is to say, iRTSS tolerates internal
fragmentation of a tile for the benefit of a more predictable run-time behaviour.
As a consequence, this means a tile granularity of resource allocation, namely
to assure immunisation of (parts of) an application. Thus, tile granularity will
be the (default, but overridable) praxis although core granularity is logically seen
at application level.
Granularity of infection largely depends on the nature and configuration of
the claim of hardware that is going to be infect-ed by (a team of) i-lets in
order to initiate a parallel computation. At that point in time, iRTSS (more
specifically, OctoPOS) deploys i-let incarnations with the aid of the CiC5. At
the lowest (i. e., hardware) level of abstraction, the i-let dispatching according
to the constraints of the team’s claim always takes place at a core granularity.
The CiC makes its (rule-based) dispatching decisions on the basis of the claim
identification associated with the deployed i-lets. Only in case of an i-let tagged
4Acronym of the operating system of an invasive MPSoC.
5CiC is the acronym for core i-let controller, a hardware unit serving as an i-let dispatcher
on a tile of processors.
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with a “wildcard” identifier (null) will the CiC select any core of the compute
tile, adhering to system-oriented optimisation criteria (such as utilisation) for
tile-wide load balancing at i-let arrival time. In case of a valid (“non-null”)
claim identifier, however, the CiC first and foremost adheres to user-oriented
optimisation criteria (such as response or cycle time), and dispatches the i-lets
to the cores of the tile as constrained by that very identifier. That is to say, if
resource allocation—by means of invade and overriding the system default of
exclusive use—resulted in the sharing of a single compute tile amongst (entities
of) different applications, the CiC will send i-lets only to those cores that belong
to the claim of the respective i-let. In that case, system-oriented optimisation
criteria come after user-oriented ones, if at all.
This claim-based differentiation is made for better control of interference
in case of multi-programmed compute tiles that are claimed (i. e., shared) by
applications of different and possibly conflicting quality requirements in terms
of non-functional properties (such as timing, jitter, energy or noise). In the
process of setting out a claim (invade), the agent system of iRTSS establishes
the appendant CiC dispatching rule that later on gets activated by OctoPOS
in the process of i-let deployment (infect). When a team of i-lets is assorted
for a specific claim—after return from a successful call to invade, but before
the call to infect for that very claim—the association between i-let and claim
identifier or wildcard, respectively, is established. During infection, OctoPOS
then tags all i-lets with the identifying information related to the claim of their
team.
For the purpose of better system utilisation, the CiC will be capable of
dispatching i-lets of an application to spare cores even of an exclusively taken
compute tile that, however, was not entirely allocated to the application. The
number of spare cores then corresponds to the portion of internal fragmenta-
tion (of such a tile) as result of application immunisation as explained above.
Utilisation of these cores then leads to a temporary oversupply of computing
resources to the application running on the respective compute tile. This also
brings about interference and causes unpredictable run-time behaviour of an
application. Just like oversupply, also a temporary undersupply of computing
resources may occur. An example of this is an over-heated core that will be
masked by the CiC and, thus, excluded from further i-let processing until its
operating temperature has dropped below a certain threshold. Both over- and
undersupply affect application processing in non-functional terms. By default,
iRTSS will not instruct the CiC to oversupply an application with spare cores,
but this presetting may be overridden by means of optional constraints specified
by an application (at invade-time). The same goes for the undersupply of (com-
puting) resources, which is also considered an optional constraint of invasion to
give application-side toleration notice to iRTSS.
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